3.3-V PHASE-LOCK LOOP CLOCK DRIVER

PW PACKAGE

SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

- Use CDCVF2509A as a Replacement for this Device
- Designed to Meet PC133 SDRAM Registered DIMM Specification Rev. 0.9
- **Spread Spectrum Clock Compatible**
- Operating Frequency 25 MHz to 140 MHz
- Static Phase Error Distribution at 66 MHz to 133 MHz is ±125 ps
- Jitter (cyc-cyc) at 66 MHz to 133 MHz Is |70| ps
- **Available in Plastic 24-Pin TSSOP**

description

to precisely align, in 13th frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically, esigned for use with synchronous DRAMs. The CDCF2509 operates at 3.3 V V_{CC}. It also provides integrated scries-damping resistors that make it ideal for driving point-to-point loads.

One bank whive curp is and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycle, a e adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCF2509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.


Because it is based on PLL circuitry, the CDCF2509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

The CDCF2509 is characterized for operation from 0°C to 85°C.

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001 - 2004, Texas Instruments Incorporated

FUNCTION TABLE OUTPUTS INPUTS NO JEE CONTRIBETOR AS A REPLACE INTERVIOR OF THE PLACE INTERVIOR OF 1Y 1**G** 2G CLK **FBOUT** (0:4)(0:3)functional block diagram CLK ______ PLL 16 2Y3 FBIN 13 12 FBOUT AVCC -**AVAILABLE OPTIONS PACKAGE** T_A SMALL OUTLINE (PW) 0°C to 85°C CDCF2509PWR



SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

Terminal Functions

TERMINAL			DESCRIPTION					
NAME	NO.	TYPE	DESCRIPTION					
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDCF2509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. On the the circuit is powered up and a valid CLK signal is applied, a stabilization time is requires to the PLL to phase lock the feedback signal to its reference signal.					
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL field, must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLX and FBIN so that there is nominally zero phase error between CLK and FBIN.					
1G	11	I	Output bank enable. 1G is the output enable for outputs 1/ (0:4. When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all σ to its 1Y(σ .4) are enabled and switched at the same frequency as CLK.					
2G	14	I	Output bank enable. 2G is the output enable for outputs 2 (0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all curbus 2Y(0:3) are enabled and switch at the same frequency as CLK.					
FBOUT	12	0	Feedback output. FBOUT is dedicated for external leedback. It switches at the same frequency as CLK. When externally wired to FBLU FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping vesist.					
1Y (0:4)	3, 4, 5, 8, 9	0	Clock outputs. These cutous provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an introduct d $25-\Omega$ satisfies damping resistor.					
2Y (0:3)	21, 20, 17, 16	0	Clock outputs: It ese outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs are be disabled to a logic-low state by deasserting the 2G control input. Each output $K > 3$ integrate 1 25- Ω series-damping resistor.					
AVCC	23	Power	Ana purpose copply. AVCC provides the power reference for the analog circuitry. In addition, AVCC can be sed to typically the PLL for test purposes. When AVCC is strapped to ground, PLL is bypassed and is bu fered directly to the device outputs.					
AGND	1	Ground	anal g ground. AGND provides the ground reference for the analog circuitry.					
VCC	2, 10, 15, 22	PIME	Fow r supply					
GND	6, 7, 18, 19	Ground	Cound					



SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, AV _{CC} (see Note 1)	
Input voltage range, V _I (see Note 2)	
Voltage range applied to any output in the high or low state,	Ca
V _O (see Notes 2 and 3)	6 5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_{O}(V_{O} = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	0.7 W
Storage temperature range, T _{stq}	€ –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent dam to to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicate to der "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect devices exhability.

- NOTES: 1. AVCC must not exceed VCC.
 - put clamp-current ratings are observed. 2. The input and output negative-voltage ratings may be exceeded i
 - 3. This value is limited to 4.6 V maximum.
 - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data* Book, literature number SCBD002.

recommended operating conditions (see

	MIN	MAX	UNIT
Supply voltage, V _{CC} , AV _{CC}	3	3.6	V
High-level input voltage, VIH	2		V
Low-level input voltage, V _{IL}		8.0	V
Input voltage, V _I	0	VCC	V
High-level output current, IOH		-12	mA
Low-level output current, IOL		12	mA
Operating free-air temperature TA	0	85	°C

or low to prevent them from floating.

recommended ranges of supply voltage and operating free-air timing requirements ov temperature

		MIN	MAX	UNIT
f _{clk}	Clock frequency	25	140	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [‡]		1	ms

[‡]Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$	3 V			-1.2	V
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2	•		
∨он	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1	9		V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4	~		
		I _{OL} = 100 μA	MIN to MAX	10.	7,	0.2	
VOL	Low-level output voltage	I _{OL} = 12 mA	3 V	0 4		0.8	V
		I _{OL} = 6 mA	34			0.55	
		V _O = 1 V	3.135	-32			
lOH	High-level output current	V _O = 1.65 V	3.3 V		-36		
		V _O = 3.135 V	3.465 ₩			-12	
		V _O = 1.95 V	2435	34			
lOL	Low-level output current	V _O = 1.65 V	3.3 V		40		
		V _O = 0.4 V	3.465 V			14	
II	Input current	V _I = V _{CC} or GND	3.6 V			±5	μΑ
lcc [‡]	Supply current	V _I = V _{CC} or GND, Outputs: low or high	3.6 V			10	μΑ
ΔICC	Change in supply current	One input at V > 0 - 0.6 V, Other inputs (1.2.5°C or CND)	3.3 V to 3.6 V		_	500	μΑ
Ci	Input capacitance	VI = VQC (OND	3.3 V		4		pF
Co	Output capacitance	VO F OF CALL	3.3 V		6		pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ For I_{CC} of AV_{CC}, and I_{CC} vs Frequence (see Fig. 42 and 9).

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L=25\,\mathrm{pt}$ (see Note 6 and Figures 1 and 2)§

	PARAMETER	FROM	TO	V _{CC} ,	UNIT		
	10 cV	(INPUT)	(OUTPUT)	MIN	TYP	MAX	
	Phase error time — static (normalized) (See Figures 3–6)	CLKIN↑ = 66 MHz to133 MHz	FBIN↑	-125		125	ps
tsk(o)	Output skew time¶	Any Y or FBOUT	Any Y or FBOUT			200	ps
	Phase error time – jitter (see Note 7)	Ollica CO MILITA 400 MILITA	Any Y or FBOUT	-50		50	
	listania (Can Figure 7)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT		70		ps
	Jitter _(cycle-cycle) (See Figure 7)	Clkin = 100 MHz to 133 MHz	Any Y or FBOUT		65		
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%		55%	
t _r	Rise time (See Notes 8 and 9)	V _O = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns
t _f	Fall time (See Notes 8 and 9)	V _O = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns

[§] These parameters are not production tested.

- 8. This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω/ 30 pf load for output swing of 0.4 V to 2 V.
- 9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

Intel is a trademark of Intel Corporation.

PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.




 $[\]P$ The $t_{Sk(0)}$ specification is only valid for equal loading of all outputs.

NOTES: `6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

^{7.} Calculated per PC DRAM SPEC (tphase error, static – jitter(cycle-to-cycle)).

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characters 3 MHz, $Z_O = 50 \Omega$, $t_r \le 1.2$ ns, $t_f \le 1.2$ ns.
- C. The outputs are measured one at a time with one transition per n





Figure 2. Phase Error and Skew Calculations



TYPICAL CHARACTERISTICS

PHASE ADJUSTMENT SLOPE AND PHASE ERROR

LOAD CAPACITANCE



igure 3


NOTES: A. Trace feedback length FBOUT to VBN = 5 km Z_0 = 50 Ω , phase error measured from CLK to Y_n

B. C(I F) = Lumped feedback can a trance at I PIN


-50 -100 See Note -150 Phase Error – ps -200 -250 -300 -350 -400 -450 -500 50 60 70 90 100 110 120 130 f_C - Clock Frequency - MHz

Figure 4 NOTE A: Trace feedback length FBOUT to FBIN = 5 mm, Z_O = 50 Ω

PHASE ERROR vs SUPPLY VOLTAGE



TYPICAL CHARACTERISTICS



NOTES: A. Trace feedback length FBOUT to FBIN

- B. Phase error measured from CLK to FE
- C. C(LY) = Lumped capacitive load at_


ANALOG SUP

D. C(|F|) = Lumped feedback capacitar

CLOCK 16 AVCC = VCC Bias = 0/2 V 14 AICC - Analog Supply Current - mA $C_{(LY)} = 25$ C(LF) = 012 $T_{A} = 25^{\circ}C$ See Notes A and B 10 8 6 4 2 0 10 30 70 90 110 130 150 f_C - Clock Frequency - MHz Figure 8


NOTES: A. C_(LY) = Lumped capacitive load at Y

B. $C_{(LF)} = Lumped$ feedback capacitance at FBIN



JITTER

vs






MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





com 18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCF2509PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCF2509PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCF2509PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCF2509PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCF2509PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCF2509PWR	TSSOP	PW	24	2000	346.0	346.0	33.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated